Fale com o seu livreiro
Rede de livrarias
A nossa história
Reserva/ ver stock na livraria
Levantamento na livraria
Conexões literárias
Reserva de livros
Levantamento em livraria
Blogue
Cartão Leitor Bertrand
Agenda cultural
Listas de desejos
Comunidade Bertrand
Afiliados
As nossas livrarias
Login
Novo registo
Dados pessoais
Área de cliente
Encomendas
Biblio (ebooks e audiolivros)
Lista de desejos
Trocas e devoluções
Ajuda
Logout
VALES DE COMPRA
Parallel Algorithm Synthesis Procedure For High-Performance Computer Architectures
Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment.
To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents threecase studies requiring various degrees of optimization for parallel execution.
de Gerard G.L. Meyer e Ian N. Dunn
O seu livreiro telefona-lhe
Telefone-nos
210 305 590
Envie-nos um WhatsApp
915 297 188
Envie-nos um email
[email protected]
Para que lhe sobre mais tempo para as suas leituras.
O seu nome e e-mail:
Vou partilhar com…
Será entregue na data de lançamento se for pago até 48h úteis antes, para moradas de Portugal Continental.
No caso de um livro importado (livros editados noutro país), poderão verificar-se atrasos no fornecimento que impeçam a entrega na data de lançamento.
Estes artigos, especialmente as edições mais antigas, estão sujeitos à confirmação de preço e disponibilidade de stock no fornecedor..
- eBooks para leitura na Biblio Bertrand;
- eBooks para leitura no Adobe Digital Editions (ADE) - na Área de Cliente » Os meus eBooks para ADE.
- Audiolivros - na Biblio Bertrand.
- Açores e a Madeira: