Parallel Algorithm Synthesis Procedure For High-Performance Computer Architectures

de Gerard G.L. Meyer e Ian N. Dunn 

eBook
Bertrand.pt - Parallel Algorithm Synthesis Procedure For High-Performance Computer Architectures
idioma: Inglês
Editor: SPRINGER US
Edição: setembro de 2012
10%
118,59€
Poupe 11,86€ (10%) Cartão Leitor Bertrand
Disponibilidade Imediata
EBOOK PARA ADOBE DIGITAL EDITIONS (ADE)

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment.

To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents threecase studies requiring various degrees of optimization for parallel execution.

Da mesma coleção

Mobile Ip
10%
portes grátis
10% Cartão Leitor Bertrand
97,34€
Poupe 9,73€
KLUWER ACADEMIC PUBLISHERS GROUP
Power Aware Computing
10%
10% Cartão Leitor Bertrand
237,84€
Poupe 23,78€
SPRINGER US
eBook
Parallel Algorithm Synthesis Procedure For High-Performance Computer Architectures
de Gerard G.L. Meyer e Ian N. Dunn 
ISBN:
9781441986504
Ano de edição:
09-2012
Editor:
SPRINGER US
Idioma:
Inglês
Tipo de Produto:
eBook
Formato:
PDF para ADE i
Classificação Temática:
EAN:
9781441986504
X
O QUE É O CHECKOUT EXPRESSO?

O ‘Checkout Expresso’ utiliza os seus dados habituais (morada e/ou forma de envio, meio de pagamento e dados de faturação) para que a sua compra seja muito mais rápida. Assim, não tem de os indicar de cada vez que fizer uma compra. Em qualquer altura, pode atualizar estes dados na sua ‘Área de Cliente’.

Para que lhe sobre mais tempo para as suas leituras.