Explores the design space of combined FSM/Datapath implementations and examines performance issues in digital systems. This book presents design examples in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms.